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A method of enhancing the specific contact resistivity 
in InP semiconductor devices and improved devices 
produced thereby are disclosed. Low resistivity values 
are obtained by using gold ohmic contacts that contain 
small amounts of gallium or indium and by depositing a 
thin gold phosphide interlayer between the surface of 
the InP device and the ohmic contact. When both the 
thin interlayer and the gold-gallium or gold-indium 
contact metallizations are used, ultra low specific 
contact resistivities are achieved. Thermal stability with 
good contact resistivity is achieved by depositing a 
layer of refractory metal over the gold phosphide inter- 
layer. 
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both indium (In) and phosphorus (P) leave the semicon- 
ductor and enter the metallization. In the first stage, 
which continues until the In content in the Au lattice of 
the contact metallization reaches the solid solubility 
limit, In atoms enter the metallization interstitially and 
diffuse until encountering vacant sites in the Au lattice, 
at which point they take substitutional positions on the 
Au lattice by annihilating the vacancies. In the second 
stage, the saturated Au(1n) solid solution is converted to 
AusIn. During this stage In atoms again enter the metal- 
lization interstitially, but here they difFuse to the Au- 
(In)/Au3In interface where they displace substitutional 
Au atoms into interstitial positions. The interstitial Au 
atoms thus formed then diffuse to and react with newly 
released P atoms from the InP to form Au2Pj at the 
metal-semiconductor interface. The rate of entry of In 
into the metallization is the rate limiting step in this 
second stage. In the third stage, the Au3In is converted 
to AugIn4, also by displacing substitutional Au atoms 
into interstitial positions, but the rate limiting step here 
is believed to be this displacement or exchange step 
itself. A thorough discussion of the metallurgical and 
electrical interactions and mechanisms occurring in InP 
semiconductor systems is found in V. G. Weizer and N. 
S. Fatemi, J. Appl. Phys. 69(12), 8253 (1991), and N. S. 
Fatemi and V. G. Weizer, J. Elect. Mat., 20(10) 875 
(1991), both of which are incorporated herein by refer- 
ence. 
SUMMARY OF THE INVENTION 
A solution to the degradation problem is to eliminate 
the need for pre-deposition lattice damage or post-depo- 
sition heat treatment of the contacts and thus avoid the 
device destroying metallurgical interactions that ac- 
company these processes. It has now been discovered 
that low specific contact resistivity (Rc) is achieved 
according to the invention by introducing a gold phos- 
phide (Au2P3) interlayer between the surface of the InP 
and the overlvine contact metallization Drior to contact 
LOW RESISTANCE CONTACTS FOR SHALLOW 
JUNCIlON SEMICONDUCTORS 
The invention described herein was made in perfor- 
mance of work under NASA Contract No. NAS-3- 
25266, and is subject to the provision of 305 of the Na- 
tional Aeronautics and Space Act of 1958, as amended, 
(42 U.S.C. 6 2457). 
BACKGROUND OF THE INVENTION 
The invention relates to a device and method for low 
resistance contact to semiconductors. More specifically, 
the invention relates to low resistance contacts for shal- 
low junction indium phosphide (InP) semiconductor 
devices. 
There are numerous metal-InP contact systems 
where specific contact resistivities in the 10-6 n-cm2 
range have been achieved. However, the achievement 
of low resistance electrical contact to InP has inevitably 
been accompanied by degradation of the InP itself. In 
order to obtain low resistivities the contacts have been 
either heat treated (sintered) after their deposition on 
the InP, or the InP lattice purposely damaged prior to 
metal deposition by energetic ion bombardment or the 
like in order to obtain low resistivity. Heat treatment 
after contact deposition causes the dissolution of sub- 
stantial amounts of InP into the contacting metalliza- 
tion. Unless careful control of the heat treatment is 
maintained the dissolution will destroy the InP device 
being contacted. Even with careful control, there is a 
trade-off between achieving low contact resistance and 
inflicting mechanical and electrical damage on the InP 
device. The generation of lattice damage in the InP 
prior to metal deposition, typically by ion etching or 
sputter deposition of the contact metallization, also 
degrades the electrical characteristics of the InP device 
by generating a region of very low minority carrier 
lifetime and high recombination velocity in the device. 
While these effects can be tolerated in some very deep 
junction devices, they are extremely harmful in shallow 
junction devices such as solar cells and junction gated 
field effect transistors (JFETs). Some ultra-low specific 
contact resistivities in the 10-7 fi-cm2 range have also 
been reported for several metal-InP couples, but these 
extremely low values have never been achieved with- 
out post-deposition heat treatment or pre-deposition 
lattice damage. 
Another problem that has plagued InP semiconduc- 
tors is their poor stability at high temperatures. Inten- 
tional or unintentional exposure of InP devices to ele- 
vated temperatures, e.g., greater than about 350' C., for 
extended periods of time, e.g., greater than about 10 
minutes, will result in the destruction of all but the 
deepest junction devices. In attempts to provide 
contacts that could be used at elevated temperatures 
refractory metals have been used to augment the 
contact metallization. While refractory metals do not 
react destructively with InP at high temperatures, e.g., 
400' C., they also do not form low resistance contacts. 
Thus, they are always used in conjunction with other 
metals that do form low resistance contact to InP. 
These metals still require process steps that result in 
degradation of the semiconductor device. 
Recent work by the inventors has shown that during 
sintering, or other heat treatment, gold-InP systems 
progress through at least three phase changes. During 








40 deposition. ibw-specific contact resistivity values are 
obtained without the need for post-deposition heat 
treatment or pre-deposition lattice damage. Contact 
formation does not degrade the electrical characteris- 
tics of the underlying semiconductor device, regardless 
45 of the proximity of the n/p junction to the surface, and 
contacts so formed retain their size and shape since they 
undergo no post-deposition heat treatment or pre-depo- 
sition lattice damage. It has also been discovered that 
low contact resistivities are also obtained by introduc- 
50 ing small amounts of gallium (Ga) or indium (In) into 
the contact metallization. Surprisingly, the effect of the 
introduction of the gold phosphide interlayer and the 
effect of using Au-In or Au-Ga alloys as contact metal- 
lization are additive. As a result of this synergy, ultra 
55 low specific contact resistivities are obtainable when 
the device is comprised of both the gold phosphide 
interlayer and an ohmic contact metallization com- 
prised of gold and either gallium or indium. Moreover, 
by using refractory metals as the overlying contact 
60 metallization in combination with the thin gold phos- 
phide. interlayer low contact resistivities can be 
achieved without degradation of the underlying InP 
semiconductor even after being exposed to elevated 
temperatures for extended periods. 
It is therefore an object of the invention to provide a 
method of reducing the specific contact resistivity of 
indium phosphide semiconductor devices whereby an 
improved indium phosphide semiconductor device is 
65 
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produced. The resistivity is improved by adding Ga or 
In to gold contact metallization or introducing a thin 
gold phosphide layer between the InP and the contact 
metallization prior to the deposition of the metallii- 
tion. When both Ga or In additions to the overlying 
gold contact metallization and the gold phosphide inter- 
layer are used, the contact resistivity is even further 
reduced. When the device is to be used at elevated 
temperatures, the overlying contact metallization may 
be formed of a refractory metal, such as tantalum, tung- 
sten or molybdenum. In this system good contact resis- 
tivities are maintained with the use of the gold phos- 
phide interlayer and the system remains stable at ele- 
vated temperatures. 
Many additional features, advantages and a M e r  
understanding of the invention will be had from the 
following detailed description of the invention. 
BRIEF DESCRIPTION OF THE DRAWING 
FIG. 1 is a diagrammatic cross-sectional view of a 
device according to the invention. 
DETAILED DESCRIPTION OF THE 
INVENTION 
FIG. 1 shows the general configuration of a device 
constructed according to the invention. A semiconduc- 
tor device 10 is shown comprising a first layer 12 of 
n-InP and a second layer 13 of p-InP. The interface 
between the two layers is the n/p junction 14. The 
n-InP layer is relatively thin as compared with the 
p-InP layer indicating a shallow junction device. The 
term "shallow junction" refers to the relative depth of 
the n/p junction 14 from the surface of the device 
where the contact metallization is deposited. Although 
the term is relative, typical shallow junction devices 
have a top InP laye:, i.e., emitter, ranging anywhere 
from less than 2000 A to around 1 micron in thickness 
and are commonly used in, for example, JFETs and 
solar cells. A thin layer 15 of gold phosphide (Au2P3) is 
deposited on the surface of the InP semiconductor to 
form an interlayer between the InP and the current 
carrying metallization 16 disposed thereover. It is to be 
understood that the form of the device depicted in FIG. 
1 has been chosen only for the purpose of describing a 
particular embodiment and function of the invention, 
and that variations in the configuration of the semicon- 
ductor device will be apparent to one of ordinary skill 
in the art in view of the instant disclosure. For example, 
as shown, the gold phosphide interlayer 15 is a single 
continuous layer. However, as the thickness of the in- 
terlayer is decreased and approaches ultra thin 20 to 30 
A thicknesses, the interlayer occurs as islands of gold 
phosphide interspersed between the surface of the InP 
semiconductor and the contact metallization. 
The current carrying contact metallization 16 dis- 
posed over the gold phosphide interlayer can be any 
low resistance contact material known to those of ordi- 
nary skill in the art. However, the inventors have sur- 
prisingly found that significant reductions in the specific 
contact resistivities can be obtained when the overlying 
contact metallization is formed from gold and small 
amounts of gallium or indium. Additionally, thermal 
stability may be imparted while maintaining good & 
values when the overlying contact metallization is 
formed from a refractory metal and deposited over the 
gold phosphide layer. 
4 
The Effect of Gallium and Indium Additions 
As noted above, Au-InP systems undergo a series of 
metallurgical reactions upon heating that involve the 
5 dissolution of indium from the InP into the contact 
metallization. Gallium additions drastically reduce the 
dissolution of InP into the metallization by inhibiting 
the interstitial entry of In into the Au lattice. While not 
wanting to be bound by theory, it is likely that Ga, in 
10 slowing the entry rate, permits the dissipation of the 
phosphorus atoms that are released at the Au-InP inter- 
face when In interstitially enters the metallization. This 
results in a decrease in the amount of accumulated phos- 
phorus at the interface. The addition of as little as 1 at % 
15 Ga to the Au contact metallization significantly retards 
both the stage 2 (Au to Au(In) solid solution) and stage 
3 (Au(In) to Au3In) reactions, and the introduction of 9 
at % Ga effectively stops them, even after extended 
periods at elevated temperatures. It is noted, however, 
20 that the effectiveness of Ga additions less than about 5 
atomic % decreases with time even at room tempera- 
ture. 
The metallurgical effects of the addition of small 
amounts of gallium to the gold contacts are accompa- 
25 nied by significant electrical effects on the system that 
result in a tenfold reduction in the specific contact resis- 
tance. It is believed that the decrease in the amount of 
phosphorus that would otherwise accumulate at the 
semiconductor-metallization interface allows for the 
30 drop in the resistivity. With the addition of 9 at % Ga, 
the as-fabricated contact resistance, i.e., the resistance 
of the device after contact deposition without any post- 
deposition heat treatment or pre-deposition lattice dam- 
age, is an order of magnitude lower than when Au-only 
35 contacts are used. &values in the high 10-5 ohm cm2 
range are easily obtained. The divergence in the contact 
resistances approaches two orders of magnitude as the 
temperature is raised to the 250"-300" C. range, al- 
though the resistance gains are quickly lost as the tem- 
40 perature approaches 400" C. Nevertheless, the presence 
of Ga does prevent the diode-destroying dissolution of 
InP into the contact metallization even though raising 
the temperature above 300" C. increases resistance. 
Similarly, the addition of only 1 at % Ga also results in 
45 as-fabricated resistances an order of magnitude lower 
than for gallium free contacts. However, the smaller 
amount of gallium does not appear to prevent diode 
degradation at elevated temperatures. 
Contact resistivity can also be lowered by purposely 
50 saturating the Au contact metallization with In. Since 
low temperature In entry stops once the In concentra- 
tion reaches the solid solubility limit, a saturated Au(1n) 
solid solution contact system will preclude entry of 
additional In at low temperatures. Thus, Au-In mixtures 
55 having an In content greater than about 10 atomic % 
will result in an order of magnitude drop in the contact 
resistivity. 
In addition, while Au-In mixtures having an In con- 
tent greater than about 10 atomic % retard diode de- 
60 stroying dissolution of InP, the addition of sufficient In 
to Au to form the compound A u 9 1 ~  has the effect of 
completely arresting the InP dissolution. 
Effect of Au2P3 Interlayer 
As noted above, the stage 2 metallurgical transition 
occurring in the Au-InP system results in the formation 
of Au2P3 at the interface between the InP semiconduc- 





also accompanied by the dissolution of substantial 10-5 ohm-cm2 range are easily obtained. Moreover, 
amounts of InP into the contact metallization. If the these contacts do not react destructively with the InP. 
dissolution goes unchecked, the underlying InP device Contact resistance remains low and no significant met- 
is destroyed. However, by purposely introducing a very allurgical reaction occurs with the InP substrate. Thus, 
thin interlayer of gold phosphide at the surface of the 5 the substitution of refractory metals for Au in the over- 
InP prior to contact deposition, the low-contact resis- lying contact metallization preserves low contact resis- 
tance attendant to AuzPs formation can be maintained tivity while at the same time preventing the high tem- 
while at the same time avoiding the destructive effects perature InP-metal interactions that would otherwise 
of InP dissolution. As fabricated resistivity values in the destroy shallow junction devices. 
high 10-6 to low 10-5 ohm cm2 range are obtained by 10 In the method of the invention the deposition of the 
this method. While there is no theoretical upper limit to Au2P3 interlayer on InP may be accomplished by a 
the thickness of the gold phosphide interlayer, good variety of techniques including sputtering, chemical 
results are obtained at thicknesses ranging from about vapor phase deposition, physical vapor deposition and 
20 A to about 40 A or greater. the like, all of which are known to those of ordinary 
The contact resistivity reductions obtained by adding i5 skill in the art. In a preferred method according to the 
Ga or In to Au contacts and the reduction effected by invention, a simple technique that makes use of a negli- 
adding an Au2P3 interlayer are additive. By depositing, gible amount of phosphorus from the InP substrate and 
for example, Au-9 at. % Ga or an Au-In mixture as the an electron beam deposited gold (Au) layer creates the 
contact metallization over a thin Au2P3 interlayer, ultra Au2P3 interlayer on the InP surface. An extremely thin 
low as-fabricated F& values in the 10-7 ohmcm2 are 20 layer of about 30 to 50 A of pure Au is electron beam 
achieved. The additive nature of these effects, while not deposited on the surface of the InP. This layer is then 
completely understood, is synergistic. However, main- heat treated in an inert atmosphere at 400‘ C. for 3 
taining these ultra-low resistivity values while prevent- minutes so that it will metallurgically react with the InP 
ing semiconductor dissolution as the temperature is to form the alloy Au2P3 on the surface of the InP (stage 
increased appears to be more difficult with the presence 25 2). Since the Au layer is extremely thin only a negligible 
of the gold phosphide interlayer. Although little or no amount of InP is involved in the reaction to form the 
metal-semiconductor metallurgic reaction occurs when alloy so that the underlying shallow n/p junction is not 
the Au-Ga/AuzP3 contact system is heated at tempera- adversely effected. However, if a different method is 
tures in the 300” to 400’ C. range, the value of & is used to deposit the gold phosphide layer directly on the 
sensitive to the temperature increases and rises two 30 InP without making use of the phosphorus from the InP 
orders of magnitude after only 10 minutes at 350’ C. It substrate, any thickness of gold phosphide interlayer 
is believed that at these elevated temperatures the inter- can be used without degrading the n/p junction. For 
layer physically separates from the InP by accumula- example, RF (radio frequency) Sputter Deposition is a 
tion of vacancies that are generated when In from the well known technique suitable for this purpose involv- 
InP enters the metallization interstitially. If Ga were not 35 ing the acceleration of ions through a potential gradient 
present in the metallization, the vacancies generated at and the bombardment of these ions of a “target” or 
the interface would be annihilated by capturing intersti- cathode. Through momentum transfer, atoms near the 
tial Au atoms formed during the Au to Au3In phase surface of a target material, here the target material 
transition, stage 2 in the series of metallurgical reactions beiig Au2P3, become volatile and are transported as a 
between gold and InP. The result would be the forma- 40 vapor to the substrate, here InP. At the substrate a film 
tion of additional Au2P3 at the interface. However, that is the same composition as the target material is 
since Ga has been shown to prevent Au interstitial for- deposited. Another well known technique suitable for 
mation, the vacancies, rather than being annihilated, depositing the gold phosphide interlayer of the inven- 
accumulate at the InP interface where they eventually tion is Chemical Vapor Deposition (CVD). Here chem- 
cause physical separation. Therefore, unless vacancy 45 ical precursors, e.g. gold and phosphorus, are combined 
accumulation can be prevented, one must avoid post- in a controlled fashion inside a reactor chamber. The 
fabrication heat treatment of the Au-Ga/AuzPs contact precursors are allowed to react to form the desired 
system. material, e.g., gold phosphide, and then deposited onto 
Unlike the Au-Ga/AuzP3 contact system, the Au- the substrate. Metals and semiconductors are routinely 
In/Au2P3 system is electrically more stable at elevated 50 deposited by this technique. Similarly, Electron Beam 
temperatures. Specifically, the AusIn4/Au2P3 contact Deposition may also be used where high energy elec- 
system not only exhibits no change in its contact resis- trons are impinged onto a target of the material to be 
tivity when heat treated at the 350’ C. range for more deposited in a vacuum. This causes vaporization and 
than eight hours, but also during this heat treatment no subsequent deposition of the material vapors onto the 
diode destroying dissolution of InP occurs. 
If the device is to be used at elevated temperatures, As with the deposition of the gold phosphide inter- 
good specific contact resistivities can also be obtained layer, overlying current carrying metallization of a 
with good thermal stability by replacing the Au based desired thickness may be deposited on the thin inter- 
contact metallization over the gold phosphide inter- layer by a variety of methods known to those of ordi- 
layer with more metallurgically inert refractory metals. 60 nary skill in the art such as sputtering, electroplating, 
Thus, after forming an Au2P3 interlayer on the InP chemical vapor deposition, electron beam deposition 
device, metals such as tungsten (W), tantalum (Ta), and the like. This overlayer, whose function is to carry 
molybdenum (Mo) or the like, or alloys thereof, can be electric current to or from the device can be any low 
disposed over the interlayer as the contact metalliza- resistance metal such as Au, refractory metal etc. The 
tion. The use of refractory metal instead of Au for the 65 Au/AuzP3 contact systems prepared according to this 
overlying contact metallization does not significantly method exhibit an average metal-semiconductor spe- 
affect the value of the as-fabricated contact resistivity cific contact resistivity of 8.6 X Rem2 on InP with 





contrast, conventional as-fabricated contact systems on 
n-InP in which the underlying semiconductor is not 
degraded by metal-InP metallurgical interactions ex- 
hibit contact resistivities in the high 10-4 to low 10-3 
Q-cmz range. In a preferred embodiment Au-Ga mix- 
tures where the Ga content can vary from less than 1 
atomic percent to 30 atomic percent, are deposited via 
electron beam evaporation on top of the AutPs inter- 
layer on InP. The lowest specific contact resistivity 
obtained with this contact system on InP with an n-type 
doping density of 1.7XlOlS cm-3 was 85x10-7 Q- 
cm2. The n/p shallow junction diode over which this 
metallization was deposited showed no sign of degrada- 
tion. 
EXAMPLE 
An n/p diode with an epitaxially deposited (100) 
oriented InP emitter Si doped to 1.7 X 1018cm-3 having 
a 2000 A junction depth was prepared for transmission 
line method (TLM) resistance measurements. The sub- 
strate doping with Zn was 8x1016 cm-3. The gold 
phosphide interlayer was formed by depositing a 40 A 
Au layer on the InP and annealing it for a few minutes 
at 395' C. The result is an array of Au2P3 islands ap- 
proximately 0.5 micrometers in diameter and several 
micrometers apart under a thin layer of AusIn. It should 
be noted that the Au3In layer is only present here be- 
cause this deposition method relies on the stage 2 metal- 
lurgical reaction between Au and InP to derive the 
phosphorus for the interlayer. This layer is not necessar- 
ily present when other methods of depositing the inter- 
layer are used. 
Contact deposition was by electron beam evapora- 
tion during which the substrates were not actively 
cooled. The pressure during evaporation was in themid 
IO-6Torr range. A metal thickness of 2000 8, was used 
for Au only contacts. Gallium was introduced intp the 
metallization by sandwi$ing either a 200 or 20 A Ga 
layer between two 900 A Au layers. The former, upon 
thorough mixing, results in a 9 at % Ga/Au mixture, 
and the later in a 1 at % mixture. Low temperature heat 
treatment prior to sintering at elevated temperatures 
was needed to homogenize the Ga content. 
In a variant of the above example, Au-In mixtures 
where the In content can vary from less than 1 atomic 
Dercent to 40 atomic Dercent. were debosited via elec- 
iron beam evaporatidn on top of the'gold phosphide about 40% indium. 
interlayer on n-InP. The lowest metal-semiconductor 6. In a low contact resistance multilayer indium phos- 
specific contact resistivity measured with this contact phide semiconductor device comprising first and sec- 
system on InP with an n-type doping density of 50 ond layers of indium phosphide, one of said layers being 
1.7X 1018 cm-3 was 7.7X 10-7 SZ-cmz. As with the Au- n-type InP and the other of said layers being p-type InP 
Ga/Au2P3 system, no junction degradation was ob- so as to form a semiconductor junction therebetween, 
served with the n/p diodes. and current carrying contact metallization disposed on 
Refractory metal ohmic contacts can be deposited by a surface of said first layer, the improvement wherein a 
a variety of techniques known to those of ordinary skill 55 layer of Au2P3 is disposed between said overlying 
in the art including, sputtering, electroplating, electron contact metallization and said surface of said first layer 
beam evaporation and the like. In a preferred method, of indium phosphide prior to the deposition of said 
both tungsten (W) and tantalum (Ta) overlayers were overlying contact metallization, and wherein the phos- 
electron beam deposited in vacuo. The contact resistivi- phorus in said Au2P3 layer is in addition to and not 
ties of these contacts retain their low values in the low 60 derived from the phosphorus in said first layer of in- 
R-cm2 range, showing little variation with time at dium phosphide, whereby low specific contact resistivi- 
400" C. Similarly, the n/p shallow junction diodes over ties are obtained. 
which these contacts were deposited showed a forward 7. The improvement according to claim 6 wherein 
voltage of about 900 mV at 1 mA (diode area of said contact metallization comprises gold and an ele- 
5 . 6 ~  10-3 cm2), indicating that the shallow junction 65 ment selected from Gallium and Indium. 
under the contacts was not affected by metallurgical 8. The device according to claim 6 wherein said 
reaction at the metal-InP interface at 400" C. In con- contact metallization comprises gold and up to about 
trast, heat treatment of conventional contacts at this 40% indium. 
temperature will destroy shallow junction devices in a 
matter of minutes. 
It should be noted that the contact resistivity of the 
contact systems according to the invention were mea- 
5 sured by the transmission line method (TLM). Al- 
though TLM is the most popular method of measuring 
contact resistivity, other methods such as the Cox and 
Strack method are used throughout the industry. The 
geometric test structure of this method was defined by 
10 the process of photolithography. The surface of the InP 
can be cleaned by many different solutions including 
phosphoric acid and hydrofluoric acid prior to metal 
deposition. 
Many modifications and variations of the invention 
I5 will be apparent to those of ordinary skill in the art in 
light of the foregoing disclosure. Therefore, within the 
scope of the appended claims, the invention can be 
practiced otherwise than is specifically shown and de- 
scribed. 
1. In a shallow junction multilayer indium phosphide 
semiconductor device comprising first and second lay- 
ers of indium phosphide, one of said layers being n-type 
InP and the other of said layers being p-type InP so as 
25 to form a semiconductor junction therebetween, and 
current carrying contact metallization disposed on a 
surface of said first layer, the improvement wherein a 
layer of Au2P3 is disposed between said overlying 
contact metallization and said surface of said first layer 
30 of indium phosphide prior to the deposition of said 
overlying contact metallization, and wherein said first 
layer of the indium phosphide is devoid of pits that 
breach said shallow semiconductor junction caused by a 
depletion of phosphorus from said first layer to form 
35 said Au2P3, whereby low specific contact resistivities 
are obtained. 
2. The improvement according to claim 1 wherein 
said contact metallization comprises gold and an ele- 
ment selected from Gallium and Indium. 
3. The improvement according to claim 1 wherein 
said contact metallization comprises a refractory metal. 
4. The improvement according to claim 3 wherein 
said refractory metal is selected from the group consist- 
ing of tantalum, tungsten and molybdenum. 
5. The improvement according to claim 2 wherein 
said contact metallization comprises gold and up to 






9. The improvement according to claim 6 wherein 
said contact m&dlization C o m P h  a refractory metal. 
10. The improvement according to claim 9 wherein 
said refractory metal is selected from the group Consist- 
h g  of tantalum, tungsten and molybdenum. 
phide semiconductor device comprising first and sec- 
ond layers of indium phosphide, one of said layers being 
n-type InP and the other of said layers being p-type InP 
so as to form a shallow semiconductor junction therebe- 10 said 'Ontact metal1ization is gold* 
twetn, and current carrying contact metallization dk- 
contact metallization, heating said device to react said 
gold with an amount of phosphorus in said first layer of 
indium phosphide that is insufficient to breach said 
shallow semiconductor junction, and thereafter deposit- 
s ing said current carrying contact metallization on the 
11' A low resistance PhoS- thus formed A u ~ P ~  layer, whereby low specific contact 
resistivities BTe obtained. 
12. The improvement according to claim wherein 
13. The improvement according to claim 11 wherein 
posed on a surface of said first layer, and a layer of said thin layer of gold is from about 30 to about so 
AQPJ is disposed between said overlying contact met- 
allization and said surface of said first layer of indium 
phosphide, said device produced by the process of de- 
positing a thin layer of gold on said first layer of indium 
phosphide prior to the deposition of said overlying 
angstroms thick. 
14. The improvement according to claim 1 wherein 
15 said first layer is no greater than about 2000 angstroms 
thick. 
* * * * *  
20 
25 
30 
35 
40 
45 
50 
55 
65 
